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We articulate the challenges and opportunities of unconventional devices using the photon like
flow of electrons in graphene, such as Graphene Klein Tunnel (GKT) transistors. The underlying
physics is the employment of momentum rather than energy filtering to engineer a gate tunable
transport gap in a 2D Dirac cone bandstructure. In the ballistic limit, we get a clean tunable gap
that implies subthermal switching voltages below the Boltzmann limit, while maintaining a high
saturating current in the output characteristic. In realistic structures, detailed numerical simulations
and experiments show that momentum scattering, especially from the edges, bleeds leakage paths
into the transport gap and turns it into a pseudogap. We quantify the importance of reducing
edge roughness and overall geometry on the low-bias transfer characteristics of GKT transistors and
benchmark against experimental data. We find that geometry plays a critical role in determining
the performance of electron optics based devices that utilize angular resolution of electrons.
In recent years, there has been a number of proposals
[1–7] of graphene devices that rely on transport gaps [8]
instead of bandgaps exploiting the unique properties of
Dirac cone systems at p-n junctions. Some of these initial
device ideas relied on negative refractive index and Vese-
lago lensing resulting from the conservation of transverse
quasi-momentum at the junction [9, 10]. However, the
switching properties of such waveguide-like devices are
likely to be very modest, even for perfect geometries in
scaled devices [1, 11], due to the need for sharp injectors
and detectors. Angle dependent transmission of Dirac
fermions [12] in graphene p-n junction (GPNJ), on the
other hand, potentially offers more robust solutions with
macroscopic gates and contacts.
A perfect match of the pseudospin structure at the in-
terface causes a GPNJ to become completely transparent
to normally incident electrons (Klein tunneling [13, 14])
while it becomes more opaque as the incident angle in-
creases. Ramping up the voltage barrier across the junc-
tion collimates the electrons by narrowing the distribu-
tion of their transmission angles. This collimation can be
further enhanced with a smoothly varying barrier of fi-
nite width spanning a split gated junction, which imposes
an added Gaussian distribution around normal incidence
[12]. Subsequently, putting a second junction at a rela-
tive angle (δ) rejects most of the electrons as long as δ
exceeds the maximum critical angle (θC) of the filtered
and collimated electrons [4]. This two junction device,
analogous to a polarizer/analyzer in optics, is broadly
referred to as Graphene Klein Tunnel (GKT) transistor
(Fig. 1).
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Angle dependent transmission is key to getting a tun-
able resistance in a GKT, achieved by controlling the
gate voltage. Sajjad et al. have shown that such a
GKT transistor would show a clean transport gap in
the off state leading to a nearly ideal transfer charac-
teristic consisting of low off current, high on-off ratio
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FIG. 1. Graphene Klein Tunnel transistor using elec-
tron optics. (A) 3D schematic. The polar plots in inset
show angle dependent transmission probability of electrons
at each junction in the off state (n-p-n). First junction only
permits normal incident electrons. Second junction, tilted at
|δ| = 45◦, is allowing only electrons close to -45◦, thereby
filtering most of the electrons. (B) Top view. Off state elec-
tron paths are shown in red color and white color path shows
non-specular reflection from rough edge resulting in leakage
in off state. (C) Potential profile in on (n-n-n) and off (n-p-n)
state. Here, d is the junction width.
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2(Ion/Ioff=Roff/Ron=10
4) and steep subthreshold swing
(SS) lower than the Boltzmann limit of 60 mV/decade
[2, 4]. Beyond a desirable gate transfer characteristic,
the GKT transistor was also shown to have an excellent
output characteristic with a high saturating on current
retaining a high mobility in the on state [7, 15]. In these
calculations [2, 4, 15] however, non-idealities such as mo-
mentum scattering, in particular at the edges were not
considered.
Edge scattering of rejected electrons or holes at the sec-
ond junction compromises the off state leakage current,
as the charge carriers keep bouncing around until some of
them find themselves in the narrow transmission lobe of
the second junction. Indeed, considering edges and sec-
ondary bounces, a more realistic calculation using both
quantum and semi-classical models showed that the on-
off ratio degrades to ∼102 for perfect edges at widths
of ∼1 µm [3, 5, 16]. Based on the initial two junction
device idea [3, 4], Morikawa et al. [6] and Wang et al.
[17] reported experimental on-off ratios of 1.3 and 6-13
respectively, but these on-off ratios are low compared to
predictions. Multiple experiments have now confirmed
the basic physics of angle dependent transmission at a
single tilted junction [18, 19], and impact of Klein tun-
neling in a graphene quantum dot [20], yet no rigorous
study has been found explaining the poor on-off ratio in
double junction devices in general.
In this paper, we explain the existing discrepancy be-
tween simulations (on-off ratio ∼102) [3, 5, 16] and ex-
periments (on-off ratio ∼10) [17] of GKT devices. We
find that in addition to the electrons suffering multiple
bounces around the wedge shaped region between junc-
tions, non-specular (diffusive) scattering by rough edges,
shown by white arrow in Fig. 1B, plays an important
role in degrading the on-off ratio by transforming the
transport gap to a pseudogap with a non-zero floor (Fig.
2A). We study several variations of graphene p-n junc-
tion based devices. Starting from a basic building block,
a single p-n junction, we extend to complex structures
consisting of multiple junctions. Specifically, we consider
a split-gated single junction (SJ), parallel split-gated dual
junctions (DJ), two split-gated dual junctions in an an-
gled trapezoidal geometry (DJT) [4], a triangular gated
(TG) prism geometry (basic building block of saw-tooth
geometry [3, 5]), a dual-source (DS) device [17], and fi-
nally a structure with two drains rotated at 90◦ relative
to two sources, generating an effective EdgeLess device
(EL). In Fig. 3, all the structures are shown with their
off state electron paths marked in red. Our compara-
tive study shows advantages and disadvantages of one
structure over another, providing a guideline for design-
ing electron optics inspired devices in future.
A finite transport gap generated by the angular fil-
tering of electrons differentiates GKT devices from con-
ventional graphene Field Effect Transistors (gFET). In
Fig. 2A, we see a transport gap arising from the dou-
ble junction structure (DJT). We also show the case for
abrupt p-n junction (d = 0 nm) where filtering is not
BA
FIG. 2. DJT Device characteristics. (A) Conductance of
p-n junction devices in off state (n-p or n-p-n). Transport gap
between -0.67 eV and +0.3 eV arises due to electron filtering
in ideal n-p-n device with |δ|=45◦. Adding edge roughness
increases the floor value of the gap shown by dashed line.
For comparison we also show single n-p junction conductance
(abrupt and smooth with junction width d = 70 nm). (B)
Transfer characteristics from semiclassical ray tracing simu-
lation with source-drain voltage VDS=0.1 V.
that robust. A smooth p-n junction (d = 70 nm) per-
forms better than an abrupt one due to added Gaussian
filtering due to angle-dependent tunneling. In presence of
edge roughness, the transport gap turns into a gap with
a nonzero floor and increases the overall off state conduc-
tance (Fig 2A). We see dips at E = ±0.3 eV due to Dirac
points. As shown in Fig 2B, edge roughness degrades the
off state performance (VG ∼ −10 V) for any given δ. We
also show that δ = 45◦ gives the lowest off current even
in the presence of edge roughness, as suggested earlier
[21]. Here, local gate dielectric (hexagonal boron nitride,
hBN) thickness is 32 nm. To discuss the effect of edge
roughness in detail as well as the dependence on device
geometry, we analyze a variety of structures in this paper
(Fig. 3).
In this study, we adopt semiclassical ray tracing ap-
proach [16, 19] based on a billiard model [22–24] that has
been benchmarked against experiments [19]. A charge
carrier hitting a perfect edge reflects back with an angle
equal to the incident angle (specular reflection). In pres-
ence of edge roughness, a Gaussian distributed random
angle of reflection with standard deviation σe (higher
σe denoting rougher edges) is added. The transmis-
sion probability (T ) for each electron across a junction
is calculated analytically, using a generalized version [4]
(eqn. S1 [25]) of the well-known equation [12] for sym-
metric junction, T ∼ e−pikF d2 sin2 θ. Here, kF is the mag-
nitude of the Fermi wave vector on each side for a sym-
metric p-n junction, d is the junction width, and θ is
the incident angle at the junction. We calculate chan-
nel resistance RCh for low-bias and total resistance using
RT = RCh + 2RC , where RC is the contact resistance
between graphene and source/drain electrodes [25]. To
explain experimental data [17], contact resistance RC ∼
100 Ω-µm and non-specular edge scattering are included
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FIG. 3. Device family schematic. (A) SJ device. (B)
DJ device. Both the junctions are parallel to each other. (C)
DJT device with δ=45◦. White arrows show spreading of
electrons when they hit the edge in case of non-specular re-
flections and leakage path through the second junction (small
incidence angle). (D) TG device. Only gate is used to reflect
back the electrons making the device less susceptible to edge
roughness, although tip of the triangle suffers from leakage
path. (E) DS device [17] with ray tracing simulation paths.
Electrons are reflected back to the other source, thus it is free
from multiple bounce issue of electrons. (F) EL device. The
junction is rotated 90◦ with respect to source, thus most of
the electrons are reflected back in off state. Moreover, this
device does not have an edge so edge roughness does not play
any role in this device’s performance. In all the cases, red
arrows show electrons path in off state.
in our semiclassical simulation model. The local gate di-
electric (hBN) thickness is 32 nm, junction width d is 70
nm, temperature is 50 K, and device width is 1 µm unless
otherwise mentioned. The main advantage of ray trac-
ing over the Non-equilibrium Greens function (NEGF)
formalism is its computational practicality.
We now discuss the impact of gate geometry on vari-
ous flavors of ballistic, perfect edge GKT transistors, as
quantified by their low-bias resistances and on-off ratios.
Figure 4A shows the results of the low-bias on and off
state resistances for each geometry. The back gate volt-
age is kept fixed to VBG=100 V (corresponding to charge
density n1=6.63×1012 cm−2 for SiO2 thickness of 300
nm in addition to 32 nm hBN) for all these devices while
we sweep the local gate VG to vary the corresponding
charge density of middle gate region (n2) from negative
(p-type) to positive (n-type), giving us the off and on
states respectively. Our first structure, an SJ device (Fig.
3A) filters out carriers at angles other than normal inci-
dence, exhibiting Klein tunneling. Adding another junc-
tion aligned to the first one (Fig. 3B, DJ) does not help
in increasing on-off ratio significantly, but instead adds
another comparable resistance along the path. With a
tilted second junction (Fig. 3C, DJT with δ = 45◦),
we can achieve orders of magnitude larger off state resis-
tance for ballistic flow. Next the TG device (Fig. 3D)
uses the second junction to reflect back strongly colli-
mated carriers towards the source away from the edges.
However, it has a poorer performance in the off state than
DJT structure because it allows electrons to Klein tunnel
through its vertex on the first try. The DS device [17]
(Fig. 3E) has an overall L-shape, so that each segment
of the split source recaptures carriers injected from the
other segment and rejected by the tilted junction, with-
out letting them bounce again at the edges. As a result,
its off state performance is superior to the DJT device.
Finally, the EL (Fig. 3F) device capitalizes on a struc-
ture that is free from edge effects. In the EL structure
shown, electrons enter along one axis from both sources,
while the drains are along a perpendicular axis with the
gate induced p-n junctions sitting in between. Such EL
structures reduce the off current because most electrons
incident at the junction are at large angles. Compared to
an ideal DJT device, the off state resistance is still low as
it uses only one junction. Moreover, the on state current
of the EL, determining its device speed, is compromised
by the right angle separating source and drain - moving
the drain away from the natural ‘line of sight’ of the in-
jected source electrons. The low on current degrades the
overall on-off ratio of the EL device.
Edge roughness tends to decrease the on-off ratio of
these devices by diffusive scattering of the reflected elec-
trons providing a leakage path to the drain as shown
in Fig. 3(C, E) by the white dashed lines. Thus the
transport gap turns into a pseudo gap with a finite floor
(Fig. 4B) with increasing edge roughness. For ideal edges
we see a transport gap spanning -0.67 eV to +0.3 eV.
With increasing edge roughness, the floor value of the
gap also increases (other than at E = -0.3 eV due to a
clear Dirac point, which in turn could be washed out by
impurity scattering and puddles [26]), thus increasing off
state conductance and decreasing resistance. In Fig. 4C,
we show the evolution of resistance characteristics of the
DS device with increasing edge roughness. Here we use
device parameters d = 60 nm, width=800 nm, and volt-
ages VG = −6 V to 6 V, VBG = 60 V, emulating a local
gate voltage of 6 V, as in the experiment [17]. In Ref.
[17], all the regions (n-n-n/n-p-n) are controlled by local
gates whereas in our simulation only the middle region
is controlled by a local gate (VG) while other regions are
controlled by back gate (VBG). We match the on state
(VG = 6 V) result by fitting a contact resistance (RC =
117 Ω-µm) and off state (VG = −6 V) resistance by fitting
edge roughness parameter σe=15
◦. We see a mismatch
between our simulation and experiment at VG ∼ 0 V due
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FIG. 4. Low-bias resistance characteristics and ef-
fect of edge roughness. (A) Calculated total resistance
for different geometries. (B) With increasing edge roughness
in a DS device, transport gap turns in to a pseudo gap having
higher nonzero floor value due to additional leakage path. (C)
Low-bias resistance characteristics of DS device (experiment
[17] vs. simulation). Off state (n-p-n) degrades significantly
with increasing edge roughness. Contact resistance (117 Ω-
µm) and edge roughness parameter (σe=15
◦) are adjusted to
match experimental values of on and off state resistance re-
spectively. (D) On-off ratio for different gate geometries with
various edge roughness. For reference, experimental on-off
ratio [17] from (C) is also shown, although device width and
doping conditions are not same as simulation.
to charge puddles that average out the Dirac points [26].
Figure 4D shows the evolution of the on-off ratio for
all the device geometries in presence of edge roughness.
We clearly see orders of magnitude enhancement of on-off
ratio in DJT compared to SJ and DJ, but in the presence
of edge roughness the on-off ratio degrades significantly.
In contrast, although the TG device starts with a lower
on-off ratio due to Klein tunneling at the vertex, it shows
robustness against edge roughness as it directs the colli-
mated electrons away from the edges (Fig. 3D). The DS
device is supposed to perform better even in presence of
edge roughness. However, as the device geometry [17]
is not optimized considering edge roughness (Fig. 3E,
second junction position, electrons shown in white arrow
hits edge), the on-off ratio degrades significantly. Im-
proved device geometry (DSimp) shows at least 2 times
better on-off ratio in presence of edge roughness (Fig. S1
[25]). In Fig. 4D, we also show the experimental on-off
ratio [17] from Fig. 4C, notably with different device
width and doping than for simulation. Finally, the EL
device which starts with an even lower on-off ratio than
the TG device, but the on-off ratio remains constant with
increasing edge roughness as the electrons do not hit any
edge before getting filtered out.
As a transistor, a ballistic GKT greatly outperforms
wave-guided structures based on the Veselago effect.
However, even a GKT faces challenges arising from the
presence of edges - in particular rough ones, together
with contact resistance and finite doping of graphene by
metal contacts. A 1 µm wide structure with perfect edges
is predicted to have a gate transfer characteristic with an
on-off ratio ∼102, but current technology limits the edge
smoothness and degrades the on-off ratio to ∼10, demon-
strated experimentally [17]. Such a low on-off ratio is not
yet suitable for digital logic.
The output characteristic, however, bears more
promise. At high drain bias (VDS), a small transport gap
(n+-n-n+, on state) at energies far from the equilibrium
Fermi level is predicted to produce a strongly saturating
ID-VD that is robust against edge roughness [7]. Even
cases with an on-off ratio ∼10 can result in an order of
magnitude increment in rout (output resistance) without
hurting the mobility. Devices like this with high mobil-
ity and output resistance can be quite useful for analog
RF applications, delivering a high fT (unity current gain
cutoff frequency) and fmax (unity power gain cutoff fre-
quency) [7]. To improve device performance, a super-
lattice potential may be incorporated into the device to
create an anisotropic band structure and create a much
more aggressive collimation of electrons [27, 28]. Further
improvements may be possible with abrupt junctions if
doping can be improved in the first region, so that the
reflected electrons at the second junction are no longer
stopped by an abrupt first junction on their way to the
source (recall that total internal reflection only works one
way like a diode, from a denser to a rarer medium). A
major factor in determining the overall performance of
all these structures is edge roughness, included here as a
phenomenological parameter, the standard deviation σe
of a Gaussian angular smear. The relationship between
σe and physical roughness parameters, as well as decay
rates extracted from magnetoconductance measurements
is out of scope of this study and will be reported else-
where.
In summary, the performance challenges of a GKT
transistor are outlined in this paper. Although junction
line-edge roughness [29] and other scattering events are
expected to play a role, we focused here on edge rough-
ness that is expected to be the most deleterious to the
on-off ratio through momentum redirection. We quanti-
fied the role of graphene-edge roughness and attempted
to design around it, such as the EL device. We analyzed
a family of devices and find that TG, DSimp and EL de-
vice are less susceptible to edge roughness. We further
showed that an angle of 45◦ between collimator and re-
5flector gives the best performance even in the presence of
edge roughness. Our analysis shows that even with ge-
ometry optimization the on-off ratio may not be enough
for scaled digital switching, but may still offer advantages
for high frequency RF analog applications [7].
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S1. SIMULATION METHOD
Semiclassical ray tracing model relies on the assumption that the most relevant quantum effects in GKT devices
manifest during tunneling at the junctions, while for large-scale devices with rough edges, interference effects are
expected to be washed out under the gated regions. Accordingly, we throw electrons from a source with random
injection angles following a cosine distribution function [S1], and evolve each electronic trajectory with constant speed
vF (Fermi velocity) and band effective mass, m = (EF − qV )/v2F following classical trajectories. The transmission
probability (T ) of electrons at the junction is calculated [4, 21] using
T (EF , θ1) =
Θ(θC − θ1)
cos(θ1) cos(θ2)
cos2( θ1+θ22 )
, for p-p’ or n-n’
Θ(θC − θ1) cos(θ1) cos(θ2)
cos2( θ1+θ22 )
exp
[
−pid kF1kF2kF1+kF2 sin(θ1) sin(θ2)
]
, for p-n’ or n-p’
(S1)
where, θ1 and θ2 are the incident and refraction angle, θC is the critical angle from Snell’s Law, d is the junction
width, and kF1 and kF2 are the Fermi wave vectors on the incident and transmitted side respectively.
Assuming non-interacting charge carriers, we consider a fraction T of each electron at the junction that passes
through, while a fraction 1−T is reflected back to the incident region. The trajectories of the reflected and transmitted
fractional electrons are allowed to evolve once again through multiple such transmission-reflection events until they
end up either at the source or the drain. The average transmission probability (Tij = Nj/NTotal) from contact i to
contact j is calculated by counting electrons (Nj) that eventually make it to the contact j for a given total number
NTotal of carriers injected from contact i. Thereafter the Landauer-Bu¨ttiker formalism at low-bias is used to calculate
channel conductance (GCh) by summing up the terminal transmissions.
GCh(EF ) =
4q2
h
∫
M(E)T (E)
(
−∂f0
∂E
)
dE (S2)
where EF is the Fermi energy, M is the number of modes, T is the sum over all transmissions, and f0 = f(E − EF )
is the equilibrium Fermi function.
S2. GEOMETRY IMPROVEMENT OF DOUBLE SOURCE (DS) DEVICE
The main motivation behind DS device in Ref. [17] was to use only junction in filtering procedure at the local
gated region. In Fig. S1A, we can clearly see that this region is not free from edges and can be further optimized.
Fig. S1B shows the structure (DSimp) to improve the device performance in presence of edge roughness. Lext is kept
to have feasible smooth electrostatics for both junction and reduce leakage path at the corners. Figure S1C shows
comparison between DS and DSimp structure in terms of on-off ratio and we clearly see that DSimp is less sensitive to
edge roughness.
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FIG. S1. Improving DS device geometry. (A) Device structure from Ref. [17]. (B) Improved device structure (DSimp)
to reduce edge roughness for reflected electrons from second junction. Ideally, the local gate should be restricted within the
triangle enclosed by green dash line to make the region free from edges and electrons can be redirected to the other source by
second junction shown by white dash lines. However, it is impossible to maintain smooth potential at the corners. Therefore,
the left and bottom sides are kept extended (Lext = 100 nm). (C) Comparison of on-off ratio of DS vs. DSimp. DSimp shows
less sensitivity to edge roughness.
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